This can be a Unique method of read through cycle implicitly resolved to your interrupt controller, which returns an interrupt vector. The 32-little bit deal with subject is disregarded. Just one doable implementation will be to make an interrupt acknowledge cycle on an ISA bus utilizing a PCI/ISA bus bridge. https://nathanlabsadvisory.com/iso-27701-privacy-information-management-system-pims/